# NANO EXPRESS Open Access



# Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor

Shupeng Chen, Hongxia Liu\*, Shulong Wang\*, Wei Li, Xing Wang and Lu Zhao

# **Abstract**

In this paper, a silicon-based T-shape gate dual-source tunnel field-effect transistor (TGTFET) is proposed and investigated by TCAD simulation. As a contrastive study, the structure, characteristic, and analog/RF performance of TGTFET, LTFET, and UTFET are discussed. The gate overlap introduced by T-shape gate can enhance the efficiency of tunneling junction. The dual-source regions in TGTFET can increase the on-state current  $(I_{ON})$  by offering a doubled tunneling junction area. In order to further improve the device performance, the n+ pocket is introduced in TGTFET to further increase the band-to-band tunneling rate. Simulation results reveal that the TGTFET's Ion and switching ratio ( $I_{\rm ON}/I_{\rm OFF}$ ) reach 81  $\mu$ A/ $\mu$ m and 6.7  $\times$  10<sup>10</sup> at 1 V gate to source voltage ( $V_{\rm q}$ ). The average subthreshold swing of TGTFET (SS<sub>avg</sub>, from 0 to 0.5 V  $V_0$ ) reaches 51.5 mV/dec, and the minimum subthreshold swing of TGTFET (SS<sub>min</sub>, at 0.1 V  $V_0$ ) reaches 24.4 mV/dec. Moreover, it is found that TGTFET have strong robustness on drain-induced barrier lowering (DIBL) effect. The effects of doping concentration, geometric dimension, and applied voltage on device performance are investigated in order to create the TGTFET design guideline. Furthermore, the transconductance  $(g_{\rm m})$ , output conductance  $(g_{\rm ds})$ , gate to source capacitance  $(C_{\rm qs})$ , gate to drain capacitance ( $C_{ad}$ ), cut-off frequency ( $f_T$ ), and gain bandwidth (GBW) of TGTFET reach 232  $\mu$ S/ $\mu$ m, 214  $\mu$ S/ $\mu$ m, 0.7 fF/  $\mu$ m, 3.7 fF/ $\mu$ m, 11.9 GHz, and 2.3 GHz at 0.5 V drain to source voltage ( $V_d$ ), respectively. Benefiting from the structural advantage, TGTFET obtains better DC/AC characteristics compared to UTFET and LTFET. In conclusion, the considerable good performance makes TGTFET turn into a very attractive choice for the next generation of lowpower and analog/RF applications.

Keywords: T-shaped gate, Recessed gate, Tunnel field-effect transistor (TFET), Analog/RF performance

## **Background**

The scaling down of metal-oxide-semiconductor field-effect transistors (MOSFETs) brings significant improvement in integrated circuit (IC) power consumption, switching characteristic, circuit function, and IC density [1, 2]. But the irreconcilable contradiction between the scaling of the supply voltage and the reduction of the off-state leakage currents ( $I_{\rm OFF}$ ) will finally result in the unacceptable high power consumption [3]. At the same time, reliability degradation caused by short-channel effects (SCEs) becomes more and more serious [4, 5]. In order to address these problems, it is valid to reduce subthreshold swing (SS) and supply voltage of the devices. Based on the band-to-band tunneling mechanism, tunnel field-effect transistors (TFETs) reach the

Recent studies show that TFET seems to be a promising candidate for future low-power applications [12–16] and analog/RF applications [17–19]. However, due to the small effective tunneling area, the limited tunneling current becomes an inherent disadvantage in conventional P-I-N TFET, which leads to a low on-state operating current ( $I_{\rm ON}$ ). In order to improve the TFET performance, many new structures have been proposed in recent years [20–25]. Benefiting from the recessed gate, L-shape tunnel field-effect transistor (LTFET) [23, 24] and U-shape tunnel field-effect transistor (UTFET) [25] have been proposed to obtain high  $I_{\rm ON}$  with a

<sup>\*</sup> Correspondence: hxliu@mail.xidian.edu.cn; slwang@xidian.edu.cn School of Microelectronics, Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices of Education, Xidian University, Xi'an 710071, China



subthreshold swing (SS) smaller than 60 mV/dec and could effectively reduce the supply voltage [6–10]. Moreover, due to the existence of the tunneling junction near the source, TFET usually has a small gate to source capacitance ( $C_{\rm gs}$ ) [1, 11] which is beneficial to the device frequency performance.


compact device structure. However, there is still much room for improvement in LTFET and UTFET and needs to spend more effort to study the analog/RF performance of these devices.

In this paper, a T-shape gate dual-source tunnel field-effect transistor (TGTFET) with dual source is put forward and studied by TCAD simulation. The designed TGTFET can double the tunneling junction area compared with LTFET and UTFET. The gate overlap introduced by the designed T-shape gate can enhance the band-to-band tunneling rate (BBT rate). The simulation results show that the proposed TGTFET gains a higher  $I_{\rm ON}$  (8.1 × 10<sup>-5</sup> A/ $\mu$ m at  $V_{\rm d}$  = 1 V) than the LTFET and UTFET under the same condition. Both of the SS<sub>min</sub> (at  $V_{\rm g}$  = 0.1 V) and the SS<sub>avg</sub> (0~0.5 V  $V_{\rm g}$ ) of TGTFET are lower than 60 mV/dec (24.4 mV/dec and 51.5 mV/dec, respectively). TGTFET gains better input/output characteristic ( $g_m = 232 \mu S/\mu m$ ,  $g_{ds} = 214 \mu S/\mu m$ ) than the UTFET and LTFET. Moreover, the capacitance characteristics of TGTFET, UTFET, and LTFET are discussed in detail. Finally, TGTFET gains better analog/RF performance ( $f_T = 11.9$  GHz and GBW = 2.3 GHz) compared to UTFET and LTFET. As a result, TGTFET with considerable good performance can be obtained. The structures of this paper are as follows: the "Methods" section includes the description of the structure and the parameters of TGTFET, LTFET [23, 24], and UTFET [25] as well as the TCAD simulation methods. The "Results and Discussion" section includes the description of the simulation results. In this section, the mechanism, characteristic, and analog/RF performance of TGTFET are studied and compared with the LTFET and UTFET. The influence of the device parameters on TGTFET is analyzed in detail too. The "Conclusions" section gives a conclusion of this paper.

# **Methods**

The structure of T-shape gate dual-source tunnel field-effect transistor (TGTFET) is illustrated in Fig. 1. The shape of the gate is similar to the alphabet letter "T" (green region). The dual-source regions are located on two sides of the gate (sapphire regions). Two n+pockets (yellow regions) are inserted to increase the channel tunneling rate [20–22]. The n+ drain is placed in the bottom of the channel. Therefore, the T-shaped gate overlaps the n+ pockets in both the vertical and lateral directions. By this way, the electric field at the top of the tunneling junction can be increased. The electric field enhancement causes the energy band to bend more steeply. Finally, the electron tunneling rate is enhanced due to the corner electric field enhancement [26].

Figure 2 shows the device structure of LTFET [23, 24], UTFET [25], and TGTFET. The gate overlap can help to enhance the tunneling efficiency of TGTFET. The




**Fig. 1** Schematic of the proposed T-shape gate dual-source tunnel field-effect transistor (TGTFET)

dual-source regions in TGTFET can double the tunneling junction area compared with LTFET and UTFET.

Parameters of silicon-based TGTFET, UTFET, and LTFET used in simulations are as follows: Hs = 30 nm (height of the source region), Hg = 40 nm (height of the recessed gate), Wg = 6 nm (width of the gate region), Hc = 15 nm (height of the channel region), Tp = 5 nm (thickness of the n+ pocket),  $\phi$ = 4.33 eV (gate work function), Tox = 2 nm (thickness of the HfO<sub>2</sub> gate dielectric),  $N_{\rm S}$  = 1 × 10<sup>20</sup> cm<sup>-3</sup> (p+ source doping concentration),  $N_{\rm D}$  = 1 × 10<sup>19</sup> cm<sup>-3</sup> (n+ drain doping concentration),  $N_{\rm sub}$  = 1 × 10<sup>17</sup> cm<sup>-3</sup> (p– substrate doping concentration), and  $N_{\rm P}$  = 5 × 10<sup>18</sup> cm<sup>-3</sup> (n+ pocket doping concentration). The width coefficient in simulation is default to 1 µm.

Simulations of TGTFET, UTFET, and LTFET are carried out in Silvaco Atlas TCAD tools. Non-local BTBT model is introduced in this simulation to bring the energy band spatial variation into account, which can help to facilitate the accuracy of the BTBT tunneling process. Lombardi mobility model is considered to make the channel mobility more accurate (by considering the surface scattering including the transverse field and doping concentration). Fermi statistics and band gap narrowing model is taken into account to fit the effect of the highly doped regions. Shockley-Read-Hall recombination model is taken into account in this paper, too.



## **Results and Discussion**

# **Device Mechanism and DC Characteristics with Different Parameters**


Figure 3a shows the transfer characteristics of the TGTFET with and without the gate overlap. With the additional gate overlap, the  $I_{\rm ON}$  increases from  $7.5\times 10^{-5}$  to  $8.1\times 10^{-5}$  A/ $\mu$ m at  $V_{\rm g}=V_{\rm d}=1$  V. Figure 3b shows the transfer characteristic curves of TGTFET, UTFET, and LTFET. In order to make the comparison more accurate, the simulation models and geometric dimensions of these three devices are set to be identical. As a result, the TGTFET has about a twofold increase in  $I_{\rm ON}$  compared with LTFET and UTFET, as shown in Fig. 3b. SS<sub>min</sub> of TGTFET is 24.4 mV/dec at  $V_{\rm g}=0.1$  V, and SS<sub>avg</sub> is 51.5 mV/dec when 0 V <  $V_{\rm g}<0.5$  V. The switching ratios ( $I_{\rm ON}/I_{\rm OFF}$ ) are  $6.7\times 10^{10}$  at  $V_{\rm g}=V_{\rm d}=1$  V and  $6.5\times 10^{8}$  at  $V_{\rm g}=V_{\rm d}=0.5$  V.


Figure 4a, b shows the BBT rate of TGTFET with and without a 5-nm gate overlap. From Fig. 4c, we can clearly see that the device with a 5-nm gate overlap has a wider electron tunneling area under the device surface, which can lead to the  $I_{\rm ON}$  increasing.

Figure 5a, b shows the 3D diagram of electric fields of TGTFET with and without gate overlap. Two electric field peaks appear in TGTFET with a 5-nm gate overlap, as shown in the dashed circle in Fig. 5a. No electric field peak appears in Fig. 5b attributed to the absences of the gate overlap. Figure 5c shows the energy band structure under the surface of the device. The inset in Fig. 5c shows the cut line location. With the gate overlap, a larger tunneling window can be obtained. Thus, a higher BBT rate and  $I_{\rm ON}$  can be achieved.

Figure 6 shows the effects of n+ pocket on the performance of the TGTFET. The  $I_{\rm OFF}$  increases rapidly with the increasing of the n+ pocket doping concentration, as shown in Fig. 6a. The lower SS and greater  $I_{\rm ON}$  can be obtained by decreasing the thickness of n+ pocket (Tp) from 7 to 3 nm when  $N_{\rm P}=5\times10^{18}~{\rm cm}^{-3}$ , as shown in Fig. 6b. At the same time, no significant subthreshold current is noted in Fig. 6b. It can be confirmed from Fig. 6a that a relatively low doping concentration of n+ pocket will help to suppress the subthreshold current.

The impact of the gate height (Hg) and channel thickness (Hc) is shown in Fig. 7a, b, separately. A small  $I_{\rm ON}$ 





**Fig. 4** Simulated BBT electron tunneling rate diagrams of **a** device without gate overlap, **b** device with 5-nm gate overlap, and **c** the BBT electron tunneling rate of two devices, at 1 nm below the device surface;  $V_q = V_d = 1 \text{ V}$ 


and SS improvement appears when Hg is increasing. Because when Hg = 35 nm, there is an obvious energy band hump on the on-state current path, becoming a certain obstacle to the lucky electrons (electrons which passed the tunneling junction), as shown in Fig. 7c, which can result in Ion decrease. When Hg increases, the energy band hump is weakened, which cause the  $I_{\mathrm{ON}}$  and SS improvement. A slight  $I_{ON}$  improvement is obtained with Hc decreasing, as shown in Fig. 7b. However, severe degradation on subthreshold characteristic can be observed when Hc decreases to 5 nm. This can be explained by the increasing subthreshold tunneling current at the corner of the n+ pocket, as shown in Fig. 8. Figure 8a shows the obvious off-state band-to-band tunneling phenomenon when Hc = 5 nm while Fig. 8b shows the  $I_{OFF}$  current density when Hc = 5 nm.

As shown in Fig. 9, the influence of drain to source voltage ( $V_{\rm d}$ ) is also taken into account in this paper. For  $V_{\rm d}$  < 0.6 V,  $I_{\rm ON}$  increases obviously with the increasing  $V_{\rm d}$ , as


shown in Fig. 9a. This is explained by the fact that the potential of the p-channel is slowly growing in response to the increasing  $V_{\rm d}$  and results in the decreasing resistance of p-channel. For  $V_{\rm d} > 1.8$  V, shown in Fig. 9b, the  $I_{\rm ON}$  almost does not increase with the increasing  $V_{\rm d}$ , but  $I_{\rm OFF}$  increases considerably. This is because of the subthreshold tunneling current at the corner of the n+ pocket increasing rapidly with the increasing  $V_{\rm d}$ . Finally, for 0.6 V <  $V_{\rm d}$  < 1.8 V, TGTFET exhibits good and stable performance. As a result, TGTFET is robust to drain-induced barrier lowering (DIBL) and exhibits a good and stable performance in a larger applied voltage dynamic range.


# Analog/RF Performance of TGTFET, UTFET, and LTFET

Figure 10 shows the transfer characteristics and transconductance curves of TGTFET, UTFET, and LTFET at  $V_{\rm d}$  = 0.5 V. The transconductance ( $g_{\rm m}$ ) can be obtained from the first derivative of the transfer characteristic curve, as shown in Eq. (1) [27–29]:



**Fig. 5** 3D schematic diagram of electric fields of the device **a** with overlap and **b** without overlap; simulated **c** energy band diagrams from source to pocket region (1 nm below the oxide interface)







$$g_{\rm m} = dI_{\rm ds}/dV_{\rm gs} \tag{1}$$

As a result, the maximum transconductance of TGTFET (232  $\mu S/\mu m$ ) is about two times larger than that of UTFET (120  $\mu S/\mu m$ ) and LTFET (110  $\mu S/\mu m$ ), as

shown in Fig. 10. This is benefited from the current gain contributed by dual source and gate overlap.

Figure 11 shows the output characteristics, output conductance ( $g_{\rm ds}$ ), and output impedance ( $R_{\rm o}$ ) curves of the TGTFET, UTFET, and LTFET. As shown in Fig. 11a,






it can be clearly seen that the output current of the device increases with the increase of  $V_{\rm d}$ , but when  $V_{\rm d}$  reaches above 0.6 V, the output current tends to saturate. Through observation, it is easy to find that the output current of TGTFET is two times larger than that of UTFET and LTFET. Figure 11b shows the output conductance  $(g_{\rm ds})$  and output impedance  $(R_{\rm o})$  curves of the TGTFET, UTFET, and LTFET. The  $g_{\rm ds}$  can be obtained through the derivation of the output current, as shown in Eq. (2) [27, 29] while  $R_{\rm o}$  can be expressed as the reciprocal of the output conductance.


$$g_{\rm ds} = dI_{\rm ds}/dV_{\rm ds} \tag{2}$$

Due to the advantages on output current, TGTFET gains the highest  $g_{\rm ds}$  and the minimum  $R_{\rm o}$  of these three devices. Under 1-V gate bias condition, TGTFET obtained the maximum  $g_{\rm ds}$  of 214  $\mu$ S/ $\mu$ m and the minimum  $R_{\rm o}$  of

4.6 kΩ/μm under 0.45 V  $V_{\rm d}$ . Under the same gate bias condition, UTFET and LTFET obtained the maximum  $g_{\rm ds}$  of 113 μS/μm and 105 μS/μm and the minimum  $R_{\rm o}$  of 9.0 kΩ/μm and 9.6 kΩ/μm under 0.4 V  $V_{\rm d}$ .

Moreover, in Fig. 11, it is not difficult to find out that the linear region of the device output characteristics shows certain nonlinearity. As shown in Fig. 11a,  $R_{\rm o}$  decreases first and then increases with the increasing  $V_{\rm d}$ . Some research groups give the corresponding physical process about this phenomenon [7, 30] but there are still some problems that have not been explained clearly. As we know,  $R_{\rm o}$  is determined by the resistance of channel region and tunneling junction. When  $V_{\rm d} < 0.4$  V,  $R_{\rm o}$  decreases with the increasing  $V_{\rm d}$ . Consider the following situations, when  $V_{\rm d} = 0$  V and  $V_{\rm g} = 1$  V, none of the lucky electrons can be swept to the drain side, and almost all the electrons are trapped in the channel region by a relatively high drain barrier, as shown in the red dotted line frame in Fig. 12a, b. When 0 V <  $V_{\rm d} < 0.4$  V, with the





increasing of  $V_{\rm d}$ , the drain barrier becomes weaker (as shown in Fig. 12b). Thus, the electrons trapped in the channel region can pass through the drain barrier and then be collected by drain. This is a thermal excitation process of electrons from channel to drain. Finally, as the tunneling junction has been completely turned on (when  $V_g = 1$  V), the tunneling current is always in a state of excess and the resistance introduced by tunneling junction can be ignored. At this time,  $R_0$  is determined by the channel resistance and  $R_0$  is decided by the electron thermal excitation process across the drain barrier. Thus,  $R_0$  decreases with the increasing of  $V_d$ . When  $V_d > 0.6$  V, these three devices gradually enter the saturation area and  $R_0$  becomes larger. This is because when  $V_{\rm d}$  is large, almost all the electrons through the tunneling junction are swept to the drain side by the relatively high electric field. The tunneling current becomes the limit of the drain current. In this condition,  $R_{\rm o}$  is mainly determined by the tunneling junction. However, the tunneling efficiency cannot increase significantly while  $V_{\rm d}$  is increasing.  $V_{\rm d}$  has a small effect on the energy band structure of the tunneling junction (n+ pocket side), as shown in Fig. 12b. As a result, the tunneling current cannot increase obviously, and there is almost no  $I_{\rm ON}$  increase with the continually increasing  $V_{\rm d}$  (when  $V_{\rm d} > 0.6$  V), which means an impedance increases. Moreover, when 0.4 V <  $V_{\rm d} < 0.6$  V,  $R_{\rm o}$  is determined by both the channel resistance and tunneling junction.

It can be obtained from the above analysis that the  $R_{\rm o}$  of TFET is influenced by both the tunneling process and the channel electron thermal excitation process. The main physical mechanisms can dominate  $R_{\rm o}$  shifts with  $V_{\rm d}$  variation. Finally, the  $R_{\rm o}$  decreases first and then increases, thus causing the nonlinearity of the output characteristics. Incidentally, through the observation of Fig. 11b, it is easy to find that the output impedance of




Fig. 12 a Schematic diagram of the energy band at  $V_d = 0$  V and  $V_g = 1$  V. **b** Simulation results of the energy band diagram at different biases of  $V_d$ 


TGTFET is much smaller than that of the UTFET and LTFET. This is due to the better tunneling efficiency benefit from the dual-source and the lateral gate overlap structure of TGTFET.


Figure 13 shows the energy band structure of TGTFET, UTFET, and LTFET with different applied voltages. The red dotted lines in the inset represent the position to draw the energy band (which is 15 nm below the surface, just at the 1/2 height of the source region). It can be seen that with a  $V_{\rm d}$  increase from 0.1 to 0.5 V, the band structure of TGTFET, UTFET, and LTFET has an obvious trend of bending. This is because the drain voltage can pull down the electric potential of the tunneling junction near the drain side. This indicates that, for TGTFET, UTFET, and LTFET, the increase of  $V_{\rm d}$  from 0.1 to 0.5 V is beneficial to tunneling efficiency. However, when  $V_{\rm d}$  > 0.5 V, the change of the energy band with  $V_{\rm d}$  increase is not worth mentioning. This is consistent with the analysis results in Fig. 12b.

As we know, the gate capacitance ( $C_{\rm gg}$ ) of the device can greatly affect the frequency characteristics of the

integrated circuits. For TGTFET, UTFET, and LTFET,  $C_{\rm gg}$  generally consists of  $C_{\rm gs}$  (capacitance of gate to source) and  $C_{\rm gd}$  (gate to drain capacitance). Therefore, the characteristic of  $C_{\rm gg}$ ,  $C_{\rm gs}$ , and  $C_{\rm gd}$  is of great significance to evaluate the frequency characteristics and analog application ability of devices. Especially for TFET, the capacitance characteristics are quite different from MOSFET. Because of the existence of the tunneling junction at the source area, TFET usually has a small  $C_{\rm gs}$  [1, 11]. Therefore, the  $C_{\rm gg}$  of TFET is mainly determined by  $C_{\rm gd}$ . Figure 14 shows the capacitance of TGTFET, UTFET, and LTFET versus  $V_{\rm g}$  under  $V_{\rm d}$  = 0.5 V and  $V_{\rm d}$  = 0 V, separately.

Through the observation of Fig. 14a, b, it is easy to find that the  $C_{\rm gs}$  of TGTFET under 1-V gate voltage is 0.15 fF/µm at  $V_{\rm d}$  = 0 V and 0.7 fF/µm at  $V_{\rm d}$  = 0.5 V, which is far more smaller than that of the  $C_{\rm gd}$  (5.8 fF/µm at  $V_{\rm d}$  = 0 V and 3.7 fF/µm at  $V_{\rm d}$  = 0.5 V). Thus, the  $C_{\rm gg}$  of TGTFET is mainly determined by  $C_{\rm gd}$ . When  $V_{\rm d}$  = 0 V,  $C_{\rm gg}$  and  $C_{\rm gd}$  increase rapidly with the increasing  $V_{\rm gr}$ , as shown in Fig. 14a. This is because with the





increase of  $V_{\rm gr}$  electrons are aggregated to the gate interface in the device channel, which makes the capacitance rise rapidly. When  $V_{\rm d}=0.5$  V,  $C_{\rm gd}$  does not increase obviously until  $V_{\rm g}$  is increased to more than 0.6 V, as shown in Fig. 14b. This is because when  $V_{\rm g}$  is low, only few lucky electrons can pass through the tunneling junction and go into the channel. Some of these lucky electrons will be participating in the recombination process, and most of the others will be rapidly collected by drain due to the 0.5-V drain voltage. Therefore, it is very difficult for these lucky electrons to stay in the device channel. However, with the  $V_{\rm g}$  increase, the number of lucky electrons increases rapidly. At this moment, neither of the drain collection nor of the electron-hole recombination process

can rapidly deplete these lucky electrons. Thus, the electron concentration in the channel increases and the capacitance rises rapidly. As a result, the capacitance characteristic curve tends to shift right while  $V_{\rm d}$  increases, as shown in Fig. 14a, b. The above analysis and phenomena are also applicable to UTFET and LTFET, as shown in Fig. 14c–f. In addition, the gate capacitance of UTFET at 0 V and 0.5 V  $V_{\rm d}$  reached 6.2 fF/µm and 5.1 fF/µm, respectively, and that of the LTFET reached 3.4 fF/µm and 2.7 fF/µm, respectively.

Since there is no direct overlap between the LTFET's gate and drain, and the distance between the gate and drain is relatively far, LTFET has the best capacitance characteristics and the smallest  $C_{\rm gg}$ . In contrast, there is

a direct overlap between the UTFET's gate and drain. Therefore, electrons near the drain side are more easily controlled by gate, thus resulting in a large  $C_{\rm gg}$  of UTFET. For TGTFET, although the distance between the gate and drain is close, but there is a lightly doped channel region which can isolate the gate and drain. Thus, the capacitance of TGTFET is better than that of the UTFET, but slightly inferior to LTFET. Figure 15 shows the  $C_{\rm gd}$  characteristics of TGTFET, UTFET, and LTFET versus  $V_{\rm d}$  under different  $V_{\rm g}$ . From the observation of Fig. 15a–v, it is not difficult to find that the  $C_{\rm gd}$  characteristics of these three devices are similar. That is, for a fixed  $V_{\rm g}$ ,  $C_{\rm gd}$  decreases with the increase of the  $V_{\rm d}$ . On the other hand, for a fixed  $V_{\rm d}$ ,  $C_{\rm gd}$  increases with the increase of  $V_{\rm g}$ .


As we know, both of the cut-off frequency ( $f_T$ ) and gain bandwidth (GBW) are the evaluation criteria for evaluating the frequency characteristics of devices.  $f_T$  depends on the


ratio of  $g_{\rm m}$  to  $C_{\rm gg}$ , as shown in Eq. (3) [30, 31]. For a certain DC gain that equals 10, GBW can be expressed by the ratio of  $g_{\rm m}$  to  $C_{\rm gd}$ , as shown in Eq. (4) [17]:

$$f_T = \frac{g_{\rm m}}{2\pi C_{\rm gs} \sqrt{1 + 2C_{\rm gd}/C_{\rm gs}}} \approx \frac{g_{\rm m}}{2\pi \left(C_{\rm gs} + C_{\rm gd}\right)} = \frac{g_{\rm m}}{2\pi C_{\rm gg}} \quad (3)$$

$$GWB = g_{\rm m}/2\pi 10C_{\rm gd} \tag{4}$$

Figure 16 shows the characteristic curves of the  $f_{\rm T}$  and GBW of TGTFET, UTFET, and LTFET. Benefiting from structural advantages, such as dual-source and lateral gate overlap introduced by the T-shaped gate, TGTFET obtains the most outstanding frequency characteristics compared with UTFET and LTFET. Under the condition of  $V_{\rm d}$  = 0.5 V, the  $f_{\rm T}$  and GBW of TGTFET reached the maximum values of 11.9 GHz and 2.3 GHz, respectively. Benefiting from the long distance between gate and drain and without gate/drain overlap, LTFET obtains a





small  $C_{\rm gg}$  and good frequency characteristics. The  $f_{\rm T}$  and GBW of LTFET reach the 8.7 GHz and 2.1 GHz, separately. The capacitance characteristics of UTFET are inferior compared with that of TGTFET and LTFET. This is because the direct gate/drain overlaps. As a result, the maximum value of  $f_{\rm T}$  and GBW of UTFET can only reach 4.1 GHz and 0.5 GHz separately.

# **Conclusions**

In this paper, a T-shape gate dual-source tunnel field-effect transistor (TGTFET) with good performance is proposed and investigated. The structure, mechanism, and the influence of device parameter on the characteristic of TGTFET are discussed. In addition, the characteristics of TGTFET, UTFET, and LTFET are discussed and compared in this paper. The dual-source regions are introduced to double the area of the tunneling junction. The gate overlap and the n+ pockets can obviously enhance the tunneling efficiency of the tunneling junction in TGTFET. Finally, the TGTFET with impressive characteristics ( $I_{\rm ON}$  = 8.1 ×  $10^{-5}$  A/ $\mu$ m,  $I_{\rm ON}/I_{\rm OFF} = 6.7 \times 10^{10}$  and  $SS_{\rm min} = 24.4$  mV/dec) is obtained. At the same time, TGTFET is robust to DIBL, which means TGTFET can exhibit a good and stable performance in a larger applied voltage dynamic range. Furthermore, the analog/RF performance of TGTFET is studied and compared with UTFET and LTFET. The key parameter such as input/output characteristics, capacitance characteristics, GBW, and  $f_T$  are analyzed. Benefiting from the no direct overlap between the gate and drain, TGTFET obtains a relatively small  $C_{\rm gd}$  and  $C_{\rm gg}$ . Finally, TGTFET with remarkable frequency characteristics ( $f_T = 11.9$  GHz and GBW = 2.3 GHz) is obtained. As a conclusion, it is expected that TGTFET can be one of the promising alternatives for the next generation of device in low-power and analog/RF applications.

#### Abbreviations

 $C_{\rm gd}$ : Gate to drain capacitance;  $C_{\rm gs}$ : Gate to source capacitance;  $f_{\rm T}$ : Cut-off frequency; GBW: Gain bandwidth;  $g_{\rm ds}$ : Output conductance;  $g_{\rm m}$ : Transconductance; Hc: Height of the channel layer; Hg: Height of the gate electrode; Hs: Height of the source layer; LTFET: L-shape gate tunnel field-effect transistor;  $N_{\rm D}$ : Doping concentration of n+ drain;  $N_{\rm P}$ : Doping concentration of n+ pocket;  $N_{\rm S}$ : Doping concentration of p+ source;  $N_{\rm sub}$ : Doping concentration of p- substrate;  $R_{\rm O}$ : Output impedance; TGTFET: T-shape gate dual-source tunnel field-effect transistor; Tox: Thickness of the HfO2 gate dielectric; Tp: Thickness of n+ pocket; UTFET: U-shape gate tunnel field-effect transistor;  $V_{\rm d}$ : Drain to source voltage;  $V_{\rm G}$ : Gate to source voltage; Wg: Width of the gate electrode

#### Acknowledgements

In particular, we thank Dr. Wenxing Tian for the discussion and help in the process of writing this manuscript.

# **Funding**

This research is supported by the National Natural Science Foundation of China (Grant Nos. 61434007 and 61504100), the Foundation for Fundamental Research of China (Grant No. JSZL2016110B003), and the Major Fundamental Research Program of Shaanxi (Grant No. 2017ZDJC-26).

# Authors' Contributions

SC puts forward the innovative results in this manuscript and completed the work of simulation and article writing. HL and SW supported the completion of this work and helped in the format modification and detail discussion. WL, XW, and LZ participated in the format modification and detail discussion. All authors read and approved the final manuscript.

## Authors' Information

Shupeng Chen was born in 1987. He received his B.S., M.S., and Ph.D degrees in Microelectronics from Xidian University in 2010, 2013, and 2017, respectively. He joined Xidian University in 2018. His current research interests include advanced CMOS device designs and steep-switching device designs. Hongxia Liu was born in 1968. She received her B.S., M.S., and Ph.D degrees in Microelectronics from North West University, Xi'an Jiaotong University, and Xidian University, Xi'an, China, in 1990, 1995, and 2002, respectively. She has been a professor of Microelectronics, Xidian University since 2002. Her current research interests include advanced CMOS and ultralow power device designs and reliability. Shulong Wang was born in 1983. He received his B.S. in Electronic Information Science and Technology from Xidian University in 2006 and received his M.S. and Ph.D degrees in electronic science and technology from Xidian University in 2009 and 2014, respectively. He joined Xidian University in 2014. His current research interests include advanced CMOS device designs and their applications to

ultralow power integrated circuit. Wei Li was awarded a BS degree from the School of Electrical Engineering at Tianjin University of Technology, Tianjin, China, in 2014. He attended the Xidian University from 2014 to 2015. Since 2017, he has been working toward the Ph.D degree in advance at the School of Microelectronics. Xing Wang was born in 1991. He received Ph.D degree in Microelectronics from Xidian University in 2017. He joined Xidian University in 2017. His current research interests include high-k materials and advanced CMOS device designs. Lu Zhao was born in 1992. She received his B.S. degree in Microelectronics from Xidian University in 2014. She is currently working toward her Ph.D degree in Microelectronics from Xidian University. Her current research interests include high-k materials and advanced Ge-based CMOS device designs and fabrications.

#### Competing Interests

The authors declare that they have no competing interests.

#### **Publisher's Note**

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Received: 3 May 2018 Accepted: 17 September 2018 Published online: 12 October 2018

#### References

- Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy-efficient electronic switches. Nature. https://doi.org/10.1038/nature10679
- V. Vijayvargiya and S. K. Vishvakarma. Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance. IEEE Transactions on Nanotechnology. 2014; doi: https://doi. org/10.1109/TNANO.2014.2336812
- D. Kim, Y. Lee and J. Cai et al. Low power circuit design based on heterojunction tunneling transistors (HETTs). IEEE ISLPED 2009; doi: https:// doi.org/10.1109/TVLSI.2012.2213103
- Hiblot G. et al. Accurate boundary condition for short-channel effect compact modeling in MOS devices. IEEE Transactions on Electron Devices 2015; doi: https://doi.org/10.1109/TED.2014.2368395
- S. Bangsaruntip, G. M. Cohen, A. Majumdar et al. Universality of shortchannel effects in undoped-body silicon nanowire MOSFETs. IEEE Electron Device Lett 2010; doi: https://doi.org/10.1109/LED.2010.2052231
- J. Madan and R. Chaujar. Gate drain underlapped-PNIN-GAA-TFET for comprehensively upgraded analog/RF performance superlattices and microstructures 2017; doi: https://doi.org/10.1016/j.spmi.2016.12.034
- G. Singh, S. I. Amin and S. Anand et al. Design of Si 0.5 Ge 0.5 based tunnel field effect transistor and its performance evaluation. Superlattices & Microstructures. 2016; doi: https://doi.org/10.1016/j.spmi.2016.02.027
- Q. Huang, R. Huang and Z. Zhan et al. A novel Si tunnel FET with 36mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration. IEEE IEDM 2012; doi: https://doi.org/10.1109/IEDM.2012. 6479005
- U. E. Avci and I. A. Young. Heterojunction TFET scaling and resonant-TFET for steep subthreshold slope at sub-9nm gate-length. IEEE IEDM. 2013; doi: https://doi.org/10.1109/IEDM.2013.6724559
- W. Y. Choi, B. G. Park and J. D. Lee et al. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett. 2007; doi: https://doi.org/10.1109/LED.2007.901273
- Appenzeller J., Lin Y. M., Knoch J. et al. Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design. IEEE Trans. Electron Devices. 2005; doi: https://doi.org/10.1109/TED.2005.859654
- A. Villalon, G. L. Carval and S. Martinie et al. Further insights in TFET operation. IEEE Trans. Electron Devices. 2014; doi: https://doi.org/10.1109/ TED.2014.2325600
- V. Nagavarapu, R. Jhaveri and J. C. S. Woo. The tunnel source (PNPN) n-MOSFET: a novel high performance transistor. IEEE Trans. Electron Devices. 2008; doi: https://doi.org/10.1109/TED.2008.916711
- N. Gupta, A. Makosiej and C. Anghel et al. Ultra-low-power compact TFET flip-flop design for high-performance low-voltage applications IEEE ISQED 2016; doi: https://doi.org/10.1109/ISQED.2016.7479184
- N. Gupta, A. Makosiej and A. Vladimirescu et al. 3T-TFET bitcell based TFET-CMOS hybrid SRAM design for ultra-low power applications. DATE .2016; doi: https://doi.org/10.3850/9783981537079\_0462

- Chen S, Wang S, Liu H, et al. Symmetric U-shaped gate tunnel field-effect transistor. IEEE Transactions on Electron Devices. 2017; doi: https://doi.org/ 10.1109/TED.2017.2647809
- Chen S, Liu H, Wang S, et al. Analog/RF performance of two tunnel FETs with symmetric structures. Superlattices & Microstructures 2017; doi: https://doi.org/10.1016/j.spmi.2017.07.013
- Li W, Liu H, Wang S, et al. Reduced miller capacitance in U-shaped channel tunneling FET by introducing heterogeneous gate dielectric. IEEE Electron Device Lett 2017; doi: https://doi.org/10.1109/LED.2017.2661318
- Wang Q, Wang S, Liu H et al (2017) Analog/RF performance of L- and Ushaped channel tunneling field-effect transistors and their application as digital inverters. Jpn J Appl Phys. https://doi.org/10.7567/JJAP.56.064102
- D. B. Abdi and M. J. Kumar. In-built N+ pocket p-n-p-n tunnel field-effect transistor. IEEE Electron Device Lett. 2014; doi: https://doi.org/10.1109/LED. 2014.2362926
- W. Cao, C. J. Yao and G. F. Jiao et al. Improvement in reliability of tunneling field-effect transistor with p-n-i-n structure. IEEE Trans. Electron Devices. 2011; doi: https://doi.org/10.1109/TED.2011.2144987
- A. Mallik, A. Chattopadhyay and S. Guin et al. Impact of a spacer–drain overlap on the characteristics of a silicon tunnel field-effect transistor based on vertical tunneling. IEEE Trans Electron Devices 2013; doi: https://doi.org/ 10.1109/TED.2013.2237776
- Kim SW, Choi WY, Sun MC et al (2012) Design guideline of Si-based Lshaped tunneling field-effect transistors. Jpn J Appl Phys. https://doi.org/10. 1143/JJAP.51.06FE09
- S. W. Kim, J. H. Kim and T. J. K. Liu et al. Demonstration of L-shaped tunnel field-effect transistors. IEEE Trans. Electron Devices. 2016; doi: https://doi.org/ 10.1109/TED.2015.2472496
- W. Wang, P. F. Wang and C. M. Zhang et al. Design of U-shape channel tunnel FETs with SiGe source regions. IEEE Trans. Electron Devices. 2014; doi: https://doi.org/10.1109/TED.2013.2289075
- Y. Morita, T. Mori and S. Migita et al. Performance enhancement of tunnel field-effect transistors by synthetic electric field effect, IEEE Electron Device Lett. 2014; doi: https://doi.org/10.1109/LED.2014.2323337
- Boucart K, Ionescu AM (2007) Length scaling of the double gate tunnel FET with a high-k gate dielectric. Solid State Electron. https://doi.org/10.1016/j. sse.2007.09.014
- Narang R, Saxena M, GuptaR S, et al. Linearity and analog performance analysis of double gate tunnel FET: effect of temperature and gate stack. International Journal of VLSI Design & Communication Systems (VLSICS) 2011; doi: https://doi.org/10.1007/978-3-642-22543-7\_47
- Gupta S K, Baishya S. Analog and RF performance evaluation of dual metal double gate high-k stack (DMDG-HKS) MOSFETs. J Nano Electron Phys. 2013; Available: https://jnep.sumdu.edu.ua/en/component/ search/index. php?option=com\_content&task=full\_article&id=984
- Akram M. W., B. Ghosh. Analog performance of double gate junctionless tunnel field effect transistor. Journal of Semiconductors. 2014; doi: https://doi.org/10.1088/1674-4926/35/7/074001
- Mohankumar N, Syamal B, Sarkar CK (2009) Investigation of novel attributes of single halo dual-material double gate MOSFETs for analog/RF applications. Microelectron Rel. https://doi.org/10.1016/j.microrel.2009.06.006

# Submit your manuscript to a SpringerOpen journal and benefit from:

- ► Convenient online submission
- ► Rigorous peer review
- ► Open access: articles freely available online
- ► High visibility within the field
- Retaining the copyright to your article

Submit your next manuscript at ▶ springeropen.com